Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored.

• Chapter 1: Introduction: secured and optimized hardware accelerators for DSP and image processing applications
• Chapter 2: Cryptography-driven IP steganography for DSP hardware accelerators
• Chapter 3: Double line of defence to secure JPEG codec hardware for medical imaging systems
• Chapter 4: Integrating multi-key-based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators
• Chapter 5: Multimodal hardware accelerators for image processing filters
• Chapter 6: Fingerprint biometric for securing hardware accelerators
• Chapter 7: Key-triggered hash-chaining-based encoded hardware steganography for securing DSP hardware accelerators
• Chapter 8: Designing a secured N-point DFT hardware accelerator using obfuscation and steganography
• Chapter 9: Structural transformation-based obfuscation using pseudo-operation mixing for securing data-intensive IP cores